

FIG. 1a (PRIOR ART)




FIG. 1b (PRIOR ART)







FIG. 1c (PRIOR ART)



**FIG. 2a (PRIOR ART)**



**FIG. 2b (PRIOR ART)**



**FIG. 2c (PRIOR ART)**




FIG. 3a





FIG. 3b

FIG. 4a






FIG. 4b




FIG. 5




FIG. 6

Patent Drawing  
Title: ESD PROTECTION CIRCUIT  
Application No.: 10/111,111  
Filing Date: 12/15/01  
Examiner: [REDACTED]  
Attala: [REDACTED]




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11

70  
72  
VDD  
VSS  
ESD-Detection Circuit  
Internal Circuit  
VGN\_1  
NSCR\_1  
P  
N-well  
P-well  
N  
D 2  
D 3  
D 4  
D n




FIG. 12

70 72  
VDD VSS  
ESD-Detection Circuit Internal Circuit  
70 72  
VDD VSS  
ESD-Detection Circuit Internal Circuit




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23